(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 92307244.1

(51) Int. CI.5: H04N 9/80

(22) Date of filing: 07.08.92

30 Priority: 09.08.91 JP 225014/91


43 Date of publication of application: 17.02.93 Bulletin 93/07

84 Designated Contracting States : DE FR GB

(1) Applicant: SONY CORPORATION 6-7-35 Kitashinagawa Shinagawa-ku Tokyo 141 (JP) (2) Inventor: Murakami, Yoshihiro c/o Sony Corporation, 6-7-35 Kitashinagawa Shinagawa-ku, Tokyo 141 (JP)

(4) Representative: Robinson, Nigel Alexander Julian et al
D. Young & Co., 10 Staple Inn
London WC1V 7RD (GB)

- (54) Digital video signal recording apparatus.
- (37) Coefficient data generated in a DCT transform circuit (2Y, 2C) is sent to a shuffling circuit (3Y, 3C). The shuffling circuit shuffles the data in one field. The amount of coefficient data generated block by block is equalized by the shuffling process. A buffering circuit (7) forms sync blocks with a fixed length by using coefficient data. A DC component of coefficient data is followed by low order components, following by high order components. The blocks of coefficient data are sent to the buffering circuit in this sequence. The buffering circuit performs control operations such as moving bits of high order coefficient data to other sync blocks.



EP 0 527 611 A2

The present invention relates to a recording apparatus for compressing a digital video signal by using transform encoding and for recording the compressed signal on a magnetic tape.

In recent years, as digital VTRs for digitizing a color video signal and for recording the digitized signal on a recording medium such as a magnetic tape, DI format component type digital VTRs for use in broadcasting stations and D2 format composite type digital VTRs have been practically used. In these digital VTRs, the component signal or the composite signal was recorded on the magnetic tape without compression thereof.

A technique for compressing an amount of information of a digital video signal by using a highly efficient coding has been proposed so as to decrease the length of the magnetic tape and to facilitate the use of a tape cassette which is small in size. As one of the highly efficient coding, transform encoding has been known. Particularly, in two-dimensional transform encoding of transform encoding, image data is segmented into blocks each of which consists of, for instance, (8 x 8) picture elements. Thereafter, the image data is orthogonally transformed block by block. The transformed components (referred to as coefficients) are classified into a DC component to high frequency components. Generally, the data amount of the DC component is large, while that of the high frequency components is small. Thus, by properly allocating a number of bits to each coefficient, the total number of bits can be decreased. Recently, in particular, DCT (Discrete Cosine Transform) has gained popularity.

In the digital VTR using the transform encoding, for example, the two-dimensional DCT technique, since coefficient data is encoded into variable length code, the amount of data per block varies depending on the amount of the high frequency component in the image. In the record mode, a sync block with a fixed length is normally formed. However, the encoded output per block cannot be always divided into one sync block or an integer number of sync blocks. To solve this problem, an encoded output is successively inserted into each sync block, and an ID code is added so as to identify the end of each block. However, in this technique, since such additional information is required, the degree of redundancy becomes large. In addition, a circuit for detecting the end is required for the reproduce system. As another technique, when the largest data per block is a reference data, dummy data (zero data) is added in the case where the length of coefficient data is smaller than the reference data. It can be kept the data amount per block constant. However, in this technique, the degree of redundancy is still large.

In addition, when the transform encoding is used, there is another problem that all information of the block is lost since data of each block is successively recorded on a magnetic tape in the case where if a

continuous error such as a burst error which cannot be corrected by an error correction encoding technique takes place. In this case, in the reproduce system, it is difficult to compensate erroneous coefficient data with non-erroneous coefficient data in the adjacent normal blocks.

According to an aspect of the invention, there is provided a digital video signal recording apparatus for dividing input digital video signal into blocks of plurality of picture element data, for transform encoding the digital video signal into coefficient data block by block, for recording the coefficient data on a magnetic tape using a plurality of magnetic heads disposed on a rotating drum, the apparatus comprising, circuit for arranging the coefficient data in the sequence from a low order to a high order and for outputting the arranged coefficient data, variable length encoding circuit for receiving the arranged coefficient data and for encoding the coefficient data into variable length code, and sync block length controlling circuit, coupled with the variable length encoding circuit, for moving the last portion of coefficient data of the each block so as to keep the length of each sync block con-

Other aspects of this invention and its preferred features are described in the accompanying claims.

The above, and other, objects, features and advantage of the present invention will become readily apparent from the following detailed description thereof which is to be read in connection with the accompanying drawings.

Fig. 1 is a block diagram showing a record system and a reproduce system in accordance with one embodiment of the present invention;

Figs. 2A, 2B and 2C are schematic diagrams describing a process for a luminance signal;

Figs. 3A, 3B, and 3C are schematic diagrams describing a process for color difference signals;

Fig. 4 is a schematic diagram describing a signal process:

Fig. 5 is a schematic diagram describing a formation of sync blocks;

Fig. 6 is a schematic diagram describing an obtained record signal; and

Figs. 7A, 7B, 7C and 7D are schematic diagrams describing a shuffling process.

Then, with reference to the accompanying drawings, an embodiment of the present invention will be described in detail. Fig. 1 shows a signal process unit for use in a record system and a reproduce system. A digital luminance signal is sent to an input terminal represented with 1Y. Digital color difference signals CR and CB are supplied to an input terminal denoted as IC. In this case, the sampling frequencies each signal are at 13.5 MHz and 6.75 MHz, respectively, and the number of bits per sample is 8 bits. Form this (4: 2:2) input video signals, data in the blanking interval is removed. Thus, only information in the valid region

30

is recorded and reproduced. Although not shown, these input signals are converted from raster scanning sequence into block sequence by a block forming circuit.

In this example, one field is divided into a large number of blocks, each of which consists of (8 x 4) picture elements. Fig. 2 shows the valid region and the block formation of the luminance signal. For the luminance signal Y, the valid information of (720 picture elements x 304 lines) shown in Fig. 2A is divided into (90 x 76) blocks as shown in Fig. 2B. For the color difference signals CR and CB, (45 x 76) blocks shown in Fig. 3B is formed of one field of valid information composed of (360 picture elements x 304 lines) shown in Fig. 3A.

The luminance signal and the color difference signals which have been block formed are DCT transformed by DCT transform circuits 2Y and 2C, respectively. Coefficient data (for example, 12 bits per sample) received from the DCT transform circuits 2Y and 2C is supplied to shuffling circuits 3Y and 3C, respectively. The shuffling circuits 3Y and 3C are composed of, for example, field memory and change the arrangement of coefficient data. In addition, the shuffling circuits 3Y and 3C perform shuffling and divide coefficient data of each filed into two portions.

In other words, as shown in Fig. 2C, in the shuffling circuits 3Y and 3C, coefficient data Y' of luminance data Y in one field is divided into a hatched portion Ya and a non-hatched portion Yb, each of which consists of (90 x 38) blocks. Likewise, as shown in Fig. 3C, coefficient data CR' and CB' of one field of color difference data CR and CB are divided into four coefficient data, respectively. CRa, CRb, CBa, and CBb which consist of (45 x 38) blocks, respectively are formed.

As shown in Fig. 4, record data for 1/4 fields represented by Tk=0 and Tk=1 is formed with the coefficient data Ya, CRa, and CBa. Likewise, with the coefficient data Yb, CRb, and CBb, record data for 1/4 fields represented by Tk=0 and Tk=1 is formed. The record data for 1/4 fields is recorded as four tracks, respectively. In this embodiment, double azimuth heads composed of two magnetic heads adjacently disposed are opposed at intervals of 180'. Two tracks are magnetically formed at the same time. Coefficient data of the luminance signal and the color difference signals for one field is recorded with four tracks.

In this case, since the hatched blocks and the non-hatched blocks of the coefficient data are alternately designated to a plurality of channels, even if one magnetic head gets clogged, the coefficient blocks surrounding the coefficient block on the magnetic head are reproduced by the other magnetic head. Thus, the coefficient data can be easily compensated. The coefficient data being shuffled is output in the sequence of a DC component followed by low order components, followed by high order compo-

nents. As an example, the coefficient data being shuffled is sync blocks (each of which for example consists of $32 \times 10 \times 2 = 640$ pieces of coefficient data) from the shuffling circuits 3Y and 3C. The resultant coefficient data is fed to quantizing circuits 4Y and 4C. The quantizing circuits 4Y and 4C quantize the data length of coefficient data from 12 bits into n bits which is smaller than 12.

The outputs of the quantizing circuits 4Y and 4C is supplied to variable length encoding circuits 5Y and 5C, respectively, and Huffman encoding is performed, for example. However, as described later, the important coefficients of the DC components among the coefficient data are not Huffman encoded. At the outputs of the variable length encoding circuits 5Y and 5C, the coefficient data of the luminance signal and that of the color difference signals are alternatively mixed. This output data is supplied to buffering circuits 6 and 7, respectively. The buffering circuit 6 keeps the length of each sync block constant. On the other hand, the buffering circuit 7 keeps the information amount of each track constant.

As described above, a predetermined amount of coefficient data (640 sync blocks) are obtained from the shuffling circuits 3Y and 3C. By the shuffling operation, the deviation of coefficient data amount of each block in one field is equalized. Although the deviation of the outputs from the variable length encoding circuits 5Y and 5C is small, there is still a deviation of length. The buffering circuit 6 keeps the length of each sync block constant.

Fig. 5 shows the process of the buffering circuit 6, which keeps the length of each sync block which is recorded on one track constant. On one track, 171 sync blocks are recorded. In Fig. 5, L (= 640) represents the final length of each sync block. In Fig. 5. coefficient data of the DC component takes the first position. The lower order the coefficient data has, the later the data is disposed. In the example of Fig. 5, the data length of sync block NO. 1 is longer than L. The excessive portion is inserted into the sync block of sync block No. 2 and the sync block of sync block No. 4, the lengths of these sync blocks being smaller than L. The excessive portions of the sync block Nos. 3 and 5 are inserted into the sync block of sync block No. 4. The excessive portion of the sync block No. 171 is inserted into the sync block of sync block No. 170. Thus, there is a blank space in the sync block of the sync block No. 170.

When the process for keeping the length of each sync block constant is performed, an ID code which represents both the length of the variable length portion of one coefficient data block (that is, coefficient data of the AC component) and a sync block No. to which the excessive portion of the block is moved should be recorded so that the reproduce system can restore the former coefficient data. Thus, the buffering circuit 6 outputs sync blocks with a constant block

55

5

25

40

lenath.

The buffering circuit 7 controls a quantizing step width for the quantizing circuits 4Y and 4C so as to keep an amount of information per track constant. In other words, the larger the quantizing step width, the smaller the number of bits n of coefficient data. In contrast, the smaller the quantizing step width, the larger the number of bits n of coefficient data. The buffering circuit 7 is provided with a circuit for estimating the data amount of the present field by using the data amount of the preceding field. The buffering circuit 7 controls the quantizing step width in accordance with the estimated data amount. In this example, the buffering circuit 7 controls the total of the data lengths of the variable length encoding circuits 5Y and 5C to (L x 171) or less.

The output data of the buffering circuit 6 is sent to a parity generation circuit 8, and an error correction encoding process is performed. As an example, as shown in Fig. 6, a product code in accordance with Reed Solomon code is used for record data of each track, which consists of (160 x 171). In other words, for coefficient data of each sync block in the horizontal direction, H parity of Reed Solomon code is formed. On the other hand, for coefficient data in the vertical direction and H parity, V parity of Reed Solomon code is formed. In addition, for coefficient data of other tracks, a similar error correction encoding process is performed.

The output of the parity generation circuit 8 is fed to a sync and ID addition circuit 9. This circuit 9 adds a synchronous signal and an ID code for each sync block. The output of the sync and ID additional circuit 9 is supplied to a channel encoder 10. The channel encoder 10 reduces the DC component of the record data. Although not shown, the output data of the channel encoder 10 is sent to four magnetic heads of a tape head system 11 through a record amplifier. Thus, the data is successively recorded on the magnetic tape for two tracks at a time.

With reference to Fig. 7, the shuffling operation will be described. Fig. 7 shows the shuffling operation for the coefficient data Y' of the luminance signal. However, this shuffling operation can also apply to the color difference signals. Fig. 7A shows coefficient data of (90 x 38) blocks of Fig. 2C. The total number of coefficient data blocks is $(90 \times 38 \times 32 = 109,440)$. Since 640 coefficient data blocks are contained in one sync block, the number of sync blocks in 1/4 fields is 171. With respect to this two-dimensional arrangement, a horizontal position H (= 0 to 89) and a vertical position V (= 0 to 37) are defined. In addition, with respect to 32 coefficient data in one block, as shown in Fig. 7B, coefficient No. C0 is defined. The coefficient data at the upper left corner (C0 = 8) is the DC component. In the zigzag scanning sequence, the number of orders increases and high frequency components of coefficient data are present.

The shuffling process determines a track No. Tk, a sync No. SY, and a coefficient No. Cn in accordance with the following formulas. The coefficient No. Cn is utilized for the shuffling.

 $Tk = [(C0 \pm 16) + H + V] \mod 2$ $SY = (9 \times V + 67 \times H + 171 \times Cn)/16) \mod 171$ $Cn = [C0 + 8 + 4 \times (C0 \pm 16)] \mod 16$ where (C0 \pm 16) represents that if the value of C0 is in the range from 0 to 15, the result is 0 and that if the value is in the range from 16 to 31, the result is 1.

By the just above mentioned formulas, the track No. which is either 0 or 1, the sync block number in the range from 0 to 170, and the coefficient No. Cn for the shuffling in the range from 0 to 15 are determined. Fig. 7C shows a practical example of the shuffling process. The coefficient data of (90 x 38) blocks is divided into 10 areas whose size is (9 x 38) blocks. Fig. 7C illustrates that coefficient data taken out from DCT blocks located in each area as shown in Fig. 7C is arranged at (Tk = 0, SY = 0, C0 = 8), (Tk = 1, SY = 0, C0 = 8), and (Tk = 0, SY = 0, C0 = 1) respectively. This arrangement is shuffling. The coefficient data retrieved from DCT block is contained in the same block.

The shuffled result is output in the order from a low order to a high order as shown in Fig. 7D. The two pieces of data on the left of Fig. 7D represent respective quantizing levels of the luminance signal Y and the color difference signal C. The next (10 x 2) pieces of data are coefficient data of the DC components of 10 DCT blocks for Y and C, respectively. The (10 x 31 x 2) pieces of data are coefficient data of the AC components of 10 DCT blocks for Y and C, respectively. The data of the DC components are not encoded to variable length data (specifically, Huffman encoding). Rather, the coefficient data of the AC components is Huffman encoded. The (31 x 10) pieces of the AC components of coefficient data are arranged in the sequence of a low order to a high order. Thus, as described above, the bits of the coefficient data where the length of sync blocks is kept constant become high order coefficient data. Since the bits controlled for keeping constant length tend to be affected by an error of another sync block, these bits are preferably high order coefficient data less important than the DC component data.

Reproduce data received from the tape head system 11 is supplied to a data reproduce circuit 22 through a channel decode circuit 21. The reproduce data from the data reproduce circuit 22 is sent to an inner code decoder 23. The decoder 23 corrects an error of the reproduce data by using a horizontal parity H. Thereafter, a next outer decoder 24 corrects an error of the reproduce data by using a vertical parity V. The data of the luminance signal of the reproduce data which was error-corrected at the decoder 24 is fed to a variable length decoder 25Y. The data of the color difference signals of the reproduce data which

10

15

20

25

30

was error-corrected is fed to a decoder 25C. After the decoders 25Y and 25C, the luminance signal and the color difference signals are independently processed in the same way.

The variable length decoder 25Y and an inverse quantizing circuit 26Y are coupled. The inverse quantizing circuit 26Y converts the quantizing level into a representative value. In this case, data representing a quantizing level in which data is sent from the decoder 24 to the inverse quantizing circuit 26Y is used. This representative value is sent to a deshuffling circuit 27Y. The deshuffling circuit 27Y restores the data sequence arranged by the shuffling circuit 3Y of the record system to the original data sequence. The output of the deshuffling circuit 27Y is sent to an error concealment circuit 28Y.

The error concealment circuit 28Y compensates an error which cannot be corrected by the decoders 23 and 24 (this error is represented with an error flag) with correct coefficient data contained in the surrounding DCT blocks. The shuffling process and deshuffling process can prevent all coefficient data in any one block from becoming an error and thereby preventing the image quality from being deteriorated. In addition, a chance where the same order coefficient data which is contained in the surrounding blocks and which should be compensated becomes an error can be decreased. Thus, the error compensation capability can be improved. The output of the error concealment circuit 28Y is sent to an inverse transformation circuit 29Y. Luminance data reconstructed from the coefficient data is obtained from an output terminal 30Y.

Like the above mentioned luminance signal, with respect to the color difference signals, a variable length code decoder 25C, an inverse quantizing circuit 26C, deshuffling circuit 27C, an error concealment circuit 28C, and an inverse transformation circuit 29C are provided. Reconstructed color difference data is obtained form an output terminal 30C. Since the reconstructed data obtained from the output terminals 30Y and 30C are in block sequence, the data sequence is converted into the raster sequence by a block disassemble circuit (not shown in the figure).

According to the present invention, coefficient data which is generated by a transform encoding process is shuffled. Thus, even if a burst error takes place during transmission, the deterioration of images can be decreased. In addition, by using surrounding coefficient data, erroneous coefficient data can be easily compensated. Moreover, even if images are reproduced from a magnetic tape at a high speed, the data can be more equally reproduced with shuffling. Thus, the quality of the reproduced images can be improved. Further, according to the present invention, even if a variable length encoding technique is used, since the final length of sync blocks can be kept constant, an error correction encoding technique using a

product code can be easily used.

In at least preferred embodiments, this invention provides a digital video recording apparatus for properly compensating errors which might take place in a record mode and a reproduce mode, for properly keeping the length of a sync block containing coefficient data constant, and for allowing the reproduction system to properly compensate erroneous coefficient data which was transform encoded.

Claims

1. A digital video signal recording apparatus for dividing input digital video signal into blocks of plurality of picture element data, for transform encoding said digital video signal into coefficient data block by block, for recording said coefficient data on a magnetic tape using a plurality of magnetic heads disposed on a rotating drum, said apparatus comprising:

means for arranging said coefficient data in the sequence from a low order to a high order and for outputting the arranged coefficient data;

variable length encoding means for receiving the arranged coefficient data and for encoding said coefficient data into variable length code; and

sync block length controlling means, coupled with said variable length encoding means, for moving the last portion of coefficient data of said each block so as to keep the length of each sync block constant.

- 2. The digital video signal recording apparatus as set forth in claim 1, wherein said variable length encoding means is adapted to perform the variable length encoding process for coefficient data other than DC coefficient data of said coefficient data.
 - 3. The digital video signal recording apparatus as set forth in claim 1, wherein said sync block length controlling adapted to move high order coefficient data of an output said variable length encoding means so as to keep the length said sync block constant.
 - 4. A digital video signal recording apparatus for dividing an input digital video signal into blocks of plurality picture element data, for transform encoding said digital video signal into coefficient data block by block, and for recording said coefficient data on a magnetic tape by using a plurality of magnetic heads disposed on a rotating drum, said apparatus comprising:

shuffling means for shuffling a predetermined amount of coefficient data, for arranging

55

45

the shuffled coefficient data in sequence from a low order to a high order, and for outputting the arranged coefficient data;

variable length encoding means, coupled with said shuffling means, for encoding said coefficient data into variable length code; and

sync block length controlling means, coupled with said variable length encoding means, for moving the last portion of coefficient data of each block so as to keep the length of each sync block constant.

- 5. The digital video signal recording apparatus as set forth in claim 4, wherein said shuffling means is adapted to shuffle said coefficient data at least in said block according to a predetermined rule.
- 6. The digital video signal recording apparatus as set forth in claim 4, wherein said variable length encoding means is adapted to perform the variable length encoding process for coefficient data other then DC coefficient data of said coefficient data.
- 7. The digital video signal recording apparatus as set forth in claim 4, wherein said sync block length controlling means is adapted to move high order coefficient data of an output of said variable length encoding means so as to keep the length of said sync block constant.

.

..

15

20

25


30


35

40

45

50








Fig. 3A




Fig. 3B








Fig. 3C









08 ● E ● C O O O

